

Supporting Information for

High Mobility Flexible Graphene Field-Effect Transistors with Self-Healing Gate Dielectrics

Chun-Chieh Lu,¹ Yung-Chang Lin,¹ Chao-Hui Yeh,¹ Ju-Chun Huang,² Po-Wen Chiu^{1*}

¹Department of Electrical Engineering, National TsingHua University, Hsinchu 30013, Taiwan

²Center for Nanotechnology, Materials Science and Microsystems, National TsingHua University, Hsinchu
30013, Taiwan

Contents:

1. Optical photographs, Raman spectrum, and light transmittance of CVD graphene
2. TEM characterization of CVD Graphene
3. AFM images of CVD Graphene on Si and PET substrates
4. Process flow of device fabrication
5. TEM images of AlO_x layer
6. Comparison of device mobility in different flexible FETs
7. Transfer characteristics of self-aligned graphene FETs on PET substrate
8. Tensile strain caused by bending PET substrate
9. Self-healing by electrical annealing
10. Electron tunneling through the Al/AlO_x/graphene junction

*E-mail: pwchiu@ee.nthu.edu.tw

1. Optical photographs, Raman spectrum, and light transmittance of CVD graphene




Figure S1 (a) Large-area clean CVD graphene transferred to Si substrate with 300 nm oxide layer on top. No macroscopic metal and polymer residues are seen on graphene surface. (b) Raman spectrum of the transferred graphene on SiO₂. The 2D peak can be described by a symmetric single Lorentzian with the full width of half maximum of 30 cm⁻¹. The 2D over G intensity ratio is >1.5. The spectrum is featureless near the D mode (1350 cm⁻¹), indicating that the transferred graphene film contains very low defects. (c) Optical photograph of a 2×2 cm² CVD graphene transferred to glass substrate. (d) Light transmittance of graphene films with 1 to 4 layers. The light transmittance of a single-layer graphene is ~97% at 550 nm, close to the theoretical attenuation value of 2.3%.

2. TEM characterization of CVD Graphene




Figure S2 (a) and (b) show TEM images of our CVD graphene films used for making flexible FETs on PET. The inset of **S2** (b) shows the selected-area electron diffraction pattern. **S2** (c)-(e) show the folding edges of graphene layers, providing an alternative way to determine the number of layers. Very small portion of the film appears to be bi- or tri-layer graphene. For those FETs fabricated on bi- or tri-layer graphene, the mobility calculated using the formula described in main text is expected to be far below the mean mobility due to the screening of electric field applied by the gate.

3. AFM images of CVD Graphene on Si and PET substrates




Figure S3 AFM images of the CVD graphene transferred to Si and PET substrates. The full scale of the image is 5 μm . The lower panels show the height profiles of the scans indicated by the dashed lines. A height step of ~ 1 nm can be clearly seen at the edge of graphene film. Although the PET surface is rougher than SiO₂ surface, the transferred CVD graphene remains continuous over large areas without apparent damage. The graphene film becomes semi-suspended on PET substrate.

4. Process flow of device fabrication




Figure S4 Schematic diagrams illustrating device fabrication process on PET substrate. Step 1, transfer CVD graphene on PET substrate, followed by e-beam lithography patterning. Graphene stripes are formed. Step 2, second e-beam lithography is applied to make the first layer of metal contacts (0.5 nm Cr/60 nm Au). Step 3, third e-beam lithography is used to define the Al gate on graphene. Step 4, exposure of the devices in air to form a thin layer of aluminum oxide around the Al gate. Step 5, the fourth e-beam lithography is used to open a deposition window, covering the graphene stripe. Then, self-aligned drain/source electrodes (0.5 nm Cr/10 nm Au) are deposited.

5. TEM images of AlO_x layer




Figure S5 (a) Cross-sectional TEM image of the gate electrode. The AlO_x can grow deep into the Al/graphene interface. The part exposed to air can be as thick as 12 nm, while the part between the Al and graphene is only 5 nm. **(b)** High-magnification TEM image of the gate stack.

6. Comparison of device mobility in different flexible FETs

Table 1 Comparison of field-effect mobility in large-area flexible FETs

Channel/substrate materials	Gate dielectrics	Mobility (cm ² /Vs)	On/Off ratio	Minimum bending radius (mm)	Operating voltage (V)	Year
a-Si:H/Polyimide[1]	SiO ₂ -silicone hybrid	0.5	-	0.5	15	2010
Polycrystalline Silicon/Polyimide[2]	ECR-PECVD Oxide	50	10 ⁶	-	-	2007
a-IGZO/Polyethylene terephthalate[3]	Y ₂ O ₃	7	10 ³	30	10	2004
a-IGZO/Glass[4]	SiN _x	35.8	10 ⁶	-	-	2007
Organic Single Crystals/PDMS[5]	PDMS	15	10 ⁶	-	-	2004
Pentacene /Polyimide[6]	Polyimide	0.5	10 ⁵	0.5	40	2005
Pentacene, Et-6T-Et, Dec-6T-Dec/PEN[7]	PVP, C10-PA, C14-PA /AlO _x	0.1	-	2.5	2.5	2009
Pentacene/Polyimide[8]	SAM/Al ₂ O ₃	0.5	10 ⁶	0.1	2	2010
DNTT/PEN[9]	Parylene	0.2	10 ⁶	8	20	2011
CNTs/Polyester[10]	Parylene	1	10 ²	-	40	2005
CNTs/Polyimide[11]	SiO ₂	150	10 ²	-	-	2005
CNTs/Polyimide[12]	HfO ₂	80	10 ⁵	5	< 5	2008
CNTs/Polyimide[13]	Ion gel	50	10 ³	-	< 3	2010
CNTs/PEN[14]	Al ₂ O ₃	630	10 ⁶	-	5	2011
Graphene/PET[15]	Ion gel	Hole: 203 Electron: 91	8	6	3	2010
Graphene/PET [this work]	AlO _x	Hole: 300 Electron: 230	< 4	>8	3	-

References

- [1] Han, L.; Song, K.; Mandlik, P.; Wagner, S. Ultraflexible Amorphous Silicon Transistors Made with a Resilient Insulator. *Appl. Phys. Lett.* **2010**, *96*, 042111.
- [2] Pecora, A.; Maiolo, L.; Cuscuna, M.; Simeone, D.; Minotti, A.; Mariucci, L.; Fortunato, G. Low-Temperature Polysilicon Thin Film Transistors on Polyimide Substrates for Electronics on Plastic. *Solid State Electronics* **2007**, *52*, 348-352.
- [3] Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors. *Nature* **2004**, *432*, 488-492.
- [4] Kim, M.; Jeong, J. H.; Lee, H. J.; Ahn, T. K.; Shin, H. S.; Park, J. S.; Jeong, J. K.; Mo, Y. G.; Kim, H. D. High Mobility Bottom Gate InGaZnO Thin Film Transistors with SiO_x Etch Stopper. *Appl. Phys. Lett.* **2007**, *90*, 212114.
- [5] Sundar, V. C.; Zaumseil, J.; Podzorov, V.; Menard, E.; Willett, R. L.; Someya, T.; Gershenson, M. E.; Rogers, J. A. Elastomeric Transistor Stamps: Reversible Probing of Charge Transport in Organic Crystals. *Science* **2004**, *303*, 1644-1646.
- [6] Sekitani, T.; Iba, S.; Kato, Y.; Noguchi, Y.; Someya, T.; Sakurai, T. Ultraflexible Organic Field-Effect Transistors Embedded at a Neutral Strain Position. *Appl. Phys. Lett.* **2005**, *87*, 173502.
- [7] Jedaa, A.; Halik, M. Toward Strain Resistant Flexible Organic Thin Film Transistors. *Appl. Phys. Lett.* **2009**, *95*, 103309.
- [8] Sekitani, T.; Zschieschang, U.; Klauk, H.; Someya, T. Flexible Organic Transistors and Circuits with Extreme Bending Stability. *Nat. Mater.* **2010**, *9*, 1015-1022.
- [9] Uno, M.; Nakayama, K.; Soeda, J.; Hirose, Y.; Miwa, K.; Uemura, T.; Nakao, A.; Takimiya, K.; Takeya, J. High-Speed Flexible Organic Field-Effect Transistors with a 3D Structure. *Adv. Mater.* **2011**, *23*, 3047-3051.
- [10] Artukovic, E.; Kaempgen, M.; Hecht, D. S.; Roth, S.; Grüner, G. Transparent and Flexible Carbon Nanotube Transistors. *Nano Lett.* **2005**, *5*, 757-760.
- [11] Snow, E. S.; Campbell, P. M.; Ancona, M. G. High-Mobility Carbon-Nanotube Thin-Film Transistors on a Polymeric Substrate. *Appl. Phys. Lett.* **2005**, *86*, 033105.
- [12] Cao, Q.; Kim, H. S.; Pimparkar, N.; Kilkarni, J. P.; Wang, C.; Shim, M.; Roy, K.; Alam, M. A.; Rogers, J. A. Medium-Scale Carbon Nanotube Thin-Film Integrated Circuits on Flexible Plastic Substrates. *Nature* **2008**, *454*, 495-502.
- [13] Ha, M.; Xia, Y.; Green, A. A.; Zhang, W.; Renn, M. J.; Kim, C. H.; Hersam, M. C.; Frisbie, C. D. Printed, Sub-3 V Digital Circuits on Plastic from Aqueous Carbon Nanotube Inks. *ACS Nano* **2010**, *4*, 4388-4395
- [14] Sun, D. M.; Timmermans, M. Y.; Tian, Y.; Nasibulin, A. G.; Kauppinen, E. I.; Kishimoto, S.; Mizutani, T.; Ohno, Y. Flexible High-Performance Carbon Nanotube Integrated Circuits. *Nat. Nanotechnol.* **2011**, *6*, 156-161.
- [15] Kim, B. J.; Jang, H.; Lee, S. K.; Hong, B. H.; Ahn, J. H.; Cho, J. H. High-Performance Flexible Graphene Field Effect Transistors with Ion Gel Gate Dielectrics. *Nano Lett.* **2010**, *10*, 3464-3466.

7. Transfer characteristics of self-aligned graphene FETs on PET substrate




Figure S7 (a) Optical photograph of flexible graphene FETs on PET. The gate length is 2 μm , and the channel width is 5 μm . **(b)** Transfer characteristics of the same device shown in Fig. 3c in main text, plotted in the form of R_{tot} versus $V_{TG} - V_{TG,CNP}$. The solid red curve is obtained by fitting using the equation described in the main text. The fitted curve agrees well with the experimental data, with the residual concentration of $n_0 = 7 \times 10^{11} \text{ cm}^{-2}$, $R_{\text{contact}} = 2400 \Omega$, and the mobility of $\mu \sim 5000 \text{ cm}^2/\text{Vs}$.

8. Tensile strain caused by bending PET substrate




Figure S8 (a) Schematic diagram of PET bending. **(b)** Table of tensile strains corresponds to different bending radii. Tensile strain was applied to the graphene sheet on the top surface of PET substrate while bending. We assume that the thickness of PET substrate remains unchanged and the mid level of the substrate (blue dashed line) is strain-free upon bending. The strain is derived by dividing the increase in length of the strained top surface (red dashed line) by the unstrained length (blue dashed line). From the simple calculation, we obtain the tensile strain of graphene to be $100t / (2R + t)\%$, where t is the thickness of PET substrate ($125 \mu\text{m}$ in this case) and R is the bending radius.

9. Self-healing by electrical annealing




Figure S9 The self-healing rate can be expedited using electrical annealing. We found that sweeping the positive gate-source voltage can drive the oxide regrowth, and the tunneling current gradually decreases upon the gate sweeps. As shown in **(d)**, the transfer characteristics of the graphene FET can recover to their pristine state after 5-6 rounds. In the early stages of regrowth, the newly grown thin oxide layer results in a steeper $I-V_{GS}$ curve (red), corresponding to a higher g_m in the graphene FETs. As the oxide thickness increases with increasing electrical annealing rounds, the gate capacitance decreases as does the slope of the $I-V_{GS}$ curve (blue).

10. Electron tunneling through the Al/AlO_x/graphene junction

For a rectangular barrier, the current at low bias limit is given by $I \propto V_{ds} \exp(-2d\sqrt{2m\Phi_B}/\hbar)$, where m is the electron mass, d is the barrier width, Φ_B is the barrier height, and \hbar is the reduced Planck's constant. Raising the bias, the barrier starts thinning at the Fermi energy, yielding a triangular barrier. Within the WKB approximation, the triangular barrier gives $I \propto V_{ds}^2 \exp(-4d\sqrt{2m\Phi_B^3}/3\hbar qV_{ds})$. To compare transport in the two distinct barrier profiles, the I - V_{ds} curves for low bias can be linearized in a logarithmic scale as

$$\ln\left(\frac{I}{V_{ds}^2}\right) \propto \ln\left(\frac{1}{V_{ds}}\right) - \frac{2d\sqrt{2m\Phi_B}}{\hbar}. \quad (\text{S1})$$

Similarly, the I - V_{ds} curves for high bias can be rearranged as

$$\ln\left(\frac{I}{V_{ds}^2}\right) \propto -\frac{4d\sqrt{2m\Phi_B^3}}{3\hbar q} \left(\frac{1}{V_{ds}}\right). \quad (\text{S2})$$

From the Eq. (1), it is obvious that a plot of $\ln(I/V_{ds}^2) - 1/V_{ds}$ will show a logarithmic growth which describes transport in terms of direct tunneling. In contrast, a plot of $\ln(I/V_{ds}^2) - 1/V_{ds}$ will yield a linear relation with slope proportional to $\Phi_B^{3/2}$ in Eq. (S2), which depicts transport via field emission (Fowler-Nordheim tunneling). Using Eq. (S1) and Eq. (S2), one can distinguish different tunneling behaviors in accordance with the specific barrier profile. In Fig. S10, the current-voltage characteristics of transport through the junction exhibit an inflection point on a plot of $\ln(I/V_{ds}^2) - 1/V_{ds}$, providing evidence for a mechanistic transition from direct tunneling to field emission. The transition indicates a change of a rectangular barrier to a triangular barrier at the junction. Electronic conduction is limited by the rate at which carriers with energy E_F can be injected from the metal and tunnel through the

triangular barrier into a defect level in the oxide. It should be noted that field emission experiments generally involve barriers with both substantial width and height, so no measurable current flows prior to the onset of field emission. Therefore, a transition from direct tunneling to field emission will only be seen for the case of a small barrier height and width, such as is found in the metal/molecule/metal junctions and graphene/AlO_x/Al junctions with hydrogen-induced defect level.




Figure S10 (a) $\ln(I_g/V_{TG}^2)-1/V_{TG}$ plot of the I_g-V_{TG} curve shown in Fig. 4(b) in the main text. The blue line and red curve are the fits of linear and of logarithmic dependence of $1/V_{TG}$, respectively. (b) The zoom-in plot of (a) at the high voltage. The dotted red line denotes the transition point ($V_{TG}\sim 3.6$ V), at which the tunneling mechanism changes. The blue line and red curve are the fits of linear and of logarithmic dependence of $1/V_{TG}$, respectively. Also shown are drawings of the barrier shape in the two different transport regimes. The dashed line in the blue barrier indicates the defect level.