

# *Supporting Information: High-Current Density*


## **SmTiO<sub>3</sub>/SrTiO<sub>3</sub> Field-effect Transistors**

*Hareesh Chandrasekar,<sup>\*,†</sup> Kaveh Ahadi,<sup>‡</sup> Towhidur Razzak,<sup>†</sup> Susanne Stemmer<sup>‡</sup> and Siddharth  
Rajan<sup>†,§</sup>*


<sup>†</sup> Department of Electrical and Computer Engineering, <sup>§</sup> Materials Science Engineering, The  
Ohio State University, Columbus, Ohio 43210, USA.

<sup>‡</sup> Materials Department, University of California, Santa Barbara, California 93106, USA.


\* Email ID: chandrasekar.28@osu.edu



**Figure S1:** Schematic process flow for device fabrication used in this study. All steps were carried out using i-line stepper lithography.



**Figure S2:** Measured FET output characteristics (un-normalized) for a 2  $\mu\text{m}$  wide SmTO/STO transistor as compared to a device with no constriction i.e., gate directly on the STO layer (100  $\mu\text{m}$  wide STO transistor). The “leakage” currents due to the 100  $\mu\text{m}$  wide STO layers are quite small (<15%) as compared to those observed for the 2  $\mu\text{m}$  wide SmTO/STO channels.




**Figure S3:** Measured capacitances for frequencies of 1 kHz, 10 kHz, 100 kHz and 1 MHz at room temperature on circular capacitor structures (200  $\mu\text{m}$  diameter) on the SmTO/STO stacks. Accumulation capacitance is dominated by quantum capacitance of the confined 2D electrons and dispersion is observed in both accumulation and depletion regions.

Material Property	$\text{SmTiO}_3$	$\text{SrTiO}_3$
Dielectric Constant ( $\epsilon_r$ )	30	200
Band gap (eV)	4.85	3.27
Electron affinity (eV)	2.35	3.9
Polarization ( $\text{C/m}^2$ )	0.16	0


**Table S1:** Material properties of  $\text{SmTiO}_3$  and  $\text{SrTiO}_3$  from Ref.[1] used for generating the band diagram shown in the main text. A spontaneous polarization of  $0.16 \text{ C/m}^2$  was used for  $\text{SmTiO}_3$  in order to obtain a channel electron density of  $10^{14} \text{ cm}^{-2}$ .

**Origin of the parasitic series resistance** – Apart from the channel resistance, the series resistance contributions are two-fold – contact and access resistances. This is shown in the schematic below.



**Figure S4:** Schematic of device resistances for the transistor structure in this study.

The total resistance of the device is  $R_{\text{tot}} = 2R_C + R_{S,acc} + R_{D,acc} + R_{ch}$ . Given the high contact resistances and the inherent sheet resistivity of the 2DEG, these contact and sheet resistance contributions are fairly high for the SmTO/STO system in this case. For instance, Figure S5 shows a plot of resistance vs pad spacing for  $100 \mu\text{m}$  wide TLM pads to quantify the contact resistance.



**Figure S5:** Measured resistance vs spacing for two sets of 100  $\mu\text{m}$  wide TLM pads on the SmTO/STO 2DEGs in this study.

It is important to note the spread in the measured resistances, both for various TLM spacings as well as across the two different sets of TLMs which are indicative of the fabrication challenges in making good quality low-resistance ohmic contacts to SrTiO<sub>3</sub> based 2DEGs.

Furthermore, the contact resistance from the best-case fit for the two cases shown above is extracted from the intercept to be 31  $\Omega\cdot\text{mm}$  and 142  $\Omega\cdot\text{mm}$  respectively. This is very large as compared to observed values for 2DEGs on AlGaIn/GaN, say, which are typically  $<0.5 \Omega\cdot\text{mm}$ . These two factors – the variation in measured resistance w.r.t spacing and the high value of  $R_C$  – are indicative of the challenges involved in making low-resistance ohmic contacts to SrTiO<sub>3</sub> based 2DEGs and highlights that further research is required in order to develop low-resistance contact processes to the SrTiO<sub>3</sub> material system. In addition, the sheet resistance of the 2DEG as extracted from Hall measurements was 31.56 k $\Omega/\text{sq}$  as mentioned in the manuscript (see page 4). This enables the access resistances to be estimated as  $R_{\text{access}} = R_{S,\text{acc}} + R_{D,\text{acc}} = R_{\text{sh}} * (L_{\text{SG}} + L_{\text{GD}})$  in  $\Omega\cdot\text{mm}$ . For the devices in this study, the  $L_{\text{SG}}$  and  $L_{\text{DG}}$  values were  $\sim 1.3 \mu\text{m}$  and  $3.9 \mu\text{m}$  respectively, as shown in Figure 1(e) and hence  $R_{\text{access}} = 164.112 \Omega\cdot\text{mm}$ .

**Effect of the constriction structure and resistance quantification** – In case of the constriction structure, we have wide contact pads and access resistance areas (100  $\mu\text{m}$  or 0.1 mm wide) while the channel is narrow (2 and 5  $\mu\text{m}$  in the present study). This affects the fractional contribution of the contact and access resistances to the channel resistance, i.e.,


$$R_{\text{tot}} (\Omega) = 2R_C(\Omega\cdot\text{mm})/W_{\text{pads}} + R_{\text{access}}(\Omega\cdot\text{mm})/W_{\text{pads}} + R_{\text{ch}}(\Omega/\text{sq}) * L_{\text{ch}}/W_{\text{ch}} \quad (\text{S1})$$

Since the contact and access resistance widths are  $\sim 50\times$  or  $20\times$  higher than the constriction ( $W_{\text{pads}} = 100 \mu\text{m}$  while  $W_{\text{ch}} = 2$  or  $5 \mu\text{m}$ ), the fractional contribution of the parasitic series resistance is much reduced.

For the transistor dimensions shown in Figure 1, the fractional parasitic series resistance contribution as compared to the total resistance for a planar device with width of 100  $\mu\text{m}$  would be,  $(2R_C/W + R_{\text{access}}/W) / (2R_C/W + R_{\text{access}}/W + R_{\text{ch}} * L_{\text{ch}}/W)$  which even using an  $R_C$  of 30  $\Omega\cdot\text{mm}$  and other numbers listed above works out to 74.7% (Eq. (S1) with  $W_{\text{ch}} = W_{\text{pads}} = 100 \mu\text{m}$ ).

For a constriction structure with 100  $\mu\text{m}$  wide pads and constriction width of 2  $\mu\text{m}$ , the same fractional contribution can be estimated from Eq(S1) to be 5.6%. This huge disparity is what causes the improved performance of the constriction devices as compared to the planar device.

**Temperature-dependence of  $R_{\text{sh}}$  for the constriction structure –**



**Figure S6:** Sheet resistances (in log-scale) vs temperature (linear scale) extracted from the linear region of the output curves of the 2  $\mu\text{m}$  constriction transistor for gate voltages from +1V to -6V (see Figure 4 of main text) indicating the exponential dependence of  $R_{sh}$  on temperature observed for hopping transport. The decrease in  $R_{sh}$  at 150K for  $V_G < -3V$  is an artifact caused by the large gate currents.

## REFERENCES:

- [1] “**Band alignments between SmTiO<sub>3</sub>, GdTiO<sub>3</sub>, and SrTiO<sub>3</sub>**” Lars Bjaalie, Angelica Azcatl, Stephen McDonnell, Christopher R. Freeze, Susanne Stemmer, Robert M. Wallace, and Chris G. Van de Walle, Journal of Vacuum Science & Technology A **34**, 061102 (2016); doi: 10.1116/1.4963833.