## Supporting Information

# Localized Electrothermal Annealing with Nanowatt Power for a Silicon Nanowire Field-Effect Transistor

Jun-Young Park<sup>1</sup>, Byung-Hyun Lee<sup>1,2</sup>, Geon-Beom Lee<sup>1</sup>, Hagyoul Bae<sup>1</sup>, and Yang-Kyu Choi<sup>1\*</sup>

<sup>1</sup>School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), 291 Daehak-ro, Daejeon 34141, Republic of Korea.

<sup>2</sup>Department of Memory Business, Samsung Electronics, 1-1 Samsungjeonja-ro, Hwasung-si 18448,

Republic of Korea.

E-mail : ykchoi@ee.kaist.ac.kr



1. Schematics of the fabrication process flow, and taken images.

**Figure S1**. (a) (i) Isotropic reactive-ion dry etching (Bosch process:  $C_4F_8$  and  $SF_6$ ). (ii) TEOS deposition, chemical-mechanical planarization (CMP), and wet recessing. (iii) Gate oxidation, n<sup>+</sup> poly-Si deposition, and patterning for gate formation. (iv-v) Masking and ion implantation for source (B: 5 keV,  $5x10^{15}$  cm<sup>-2</sup>) and drain (As: 10 keV,  $5x10^{15}$  cm<sup>-2</sup>) formation. (vi) PR removing, RTA, and ETA. (b) A scanning electron microscope (SEM) image of the fabricated platform device. c, Cross-sectional transmission electron microscope (TEM) images of the fabricated device along the gate (d), and the SiNW. The length of the intrinsic region, which corresponds to the gate length ( $L_G$ ), is 300 nm, and the diameter ( $D_{NW}$ ) of the SiNW is 45 nm. The length of the source and drain region ( $L_{SD}$ ) is 500 nm.

### 2. Power consumption and thermal budget of the various kinds of annealing.

Туре	Heat Source	Power (W)	Time (sec)
Rapid thermal annealing (RTA <sup>S1</sup> )	halogen lamp	10 <sup>3</sup>	1
Laser annealing (LSA <sup>S2</sup> )	laser	$10 \sim 10^3$	10 <sup>-9</sup>
Electrothermal annealing <sup>S3</sup>	Drift current	12 mW	10-3
Electrothermal annealing <sup>S4</sup>	Drift current	3 mW	10 <sup>3</sup>
Electrothermal annealing <sup>S5</sup>	Drift current	0.68 mW	10 <sup>-4</sup>
This work	Tunneling current	370 nW	10 <sup>-4</sup>

Table S1. Comparison of the various kinds of annealing.

#### 3. Time dependency of the *I*<sub>ON</sub> after ETA



**Figure S2.** Measured  $I_{ON}$  of the device after  $V_{ETA}$ . The improved performance is remained without degradation.

#### 4. Dopant activation-induced ambipolar characteristics at the drain



**Figure S3.** Measured  $I_D$ - $V_G$  characteristics of the device after excessive  $V_{ETA}$ . The  $I_{OFF}$  is increased due to the tunneling of the electrons from the intrinsic region to the drain.

It is noticeable that the increase in the  $I_{OFF}$  is related to the ambipolar characteristics of the device, as shown by the blue line in Figure S3. In general, the source and drain of the TFET are sufficiently activated by utilizing global thermal annealing methods. However, the thermal process cannot anneal the source and drain selectively. Hence, the increment in the  $I_{OFF}$  caused by the tunneling effect near the drain, is considered to be one of the challenging issues in the field of electron devices. This increment in  $I_{OFF}$  can be reduced by several drain engineering, such as gate to drain overlap<sup>S6</sup>, low doping concentration<sup>S7</sup>, and large bandgap material. 5. Extracted resistance of the source and drain before and after ETA



Figure S4. Extracted  $R_{SD}$  before and after ETA by extrapolation of the total resistance of  $R_{T}$ .

Based on the measured  $I_{\rm D}$ - $V_{\rm G}$  in Figure 2a, a simple extraction method was applied to extract the  $R_{\rm SD}$  (=  $R_{\rm S} + R_{\rm D}$ ) of the device<sup>S8</sup> as shown in Figure S4. The extracted  $R_{\rm SD}$  was 15.4 M $\Omega$  in a fresh device, but the resistance was reduced to 6.15 M $\Omega$  after 8V of ETA.

- S1. Narayan, J.; Holland, O.W. Rapid thermal annealing of ion-implanted semiconductors. J. Appl. Phys. 1984, 56, 2913–2921.
- S2. Poate, J. M.; Mayer, J. W. Laser Annealing of Semiconductors 1<sup>st</sup> Edition. *Academic Press*, **1982**, 1–24
  5.
- S3. Lue, H.-T.; Du, P.-Y.; Chen, C.-P.; Chen, W.-C.; Hsieh, C.-C.; Hsiao, Y.-H.; Shih, Y.-H.; Lu, C.-Y. Radically Extending the Cycling Endurance of Flash Memory (to > 100M Cycles) by Using Built-in

Thermal Annealing to Self-heal the Stress-induced Damage. *IEEE International Electron Devices Meeting* **2012**, 9.1.1–9.1.4.

- S4. Sung, Y.-T.; Lin, P.-Y.; Chen, J.; Chang, T.-S.; King, Y.-C.; Lin, C. J.; A new saw-like self-recovery of interface states in nitride-based memory cell. *IEEE International Electron Devices Meeting* 2014, 19.5.1–19.5.4.
- S5. Park, J.-Y.; Hur, J.; Choi, Y.-K. Demonstration of a Curable Nanowire FinFET using Punchthrough Cu rrent to Repair Hot-Carrier Damage. *IEEE Electron Devices Lett.*, In press.
- S6. Abdi, D. B.; Kumar, M. J. Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gateon-Drain. *IEEE J. Electron Devices Soc.* 2014, 2, 187–190.
- S7. Krishnamohan, T.; Kim, D.; Raghunathan, S.; Saraswat, K. Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and ≪60mV/dec subthreshold slope. *IEEE International Electron Devices Meeting* 2008, 1–3.
- S8. Campbell, J. P.; Cheung, K. P.; Suehle, J. S.; Oates, A. Simple Series Resistance Extraction Methodology for Advanced CMOS Devices. *IEEE Electron Device Lett.* 2011, 32, 1047–1049.