Tellurium Nanowire Gate-All-Around MOSFETs for Sub‑5 nm Applications
journal contributionposted on 06.01.2021, 15:45 by Yiheng Yin, Zhaofu Zhang, Hongxia Zhong, Chen Shao, Xuhao Wan, Can Zhang, John Robertson, Yuzheng Guo
The nanowire (NW) and gate-all-around (GAA) technologies are regarded as the ultimate solutions to sustain Moore’s law benefitting from the exceptional gate control ability. Herein, we conduct a comprehensive ab initio quantum transportation calculation at different diameters (single trigonal-tellurium NW (1Te) and three trigonal-tellrium NW (3Te)) sub-5 nm tellurium (Te) GAA NW metal–oxide-semiconductor field-effect transistors (MOSFETs). The results claim that the performance of 1Te FETs is superior to that of 3Te FETs. Encouragingly, the single Te (1Te) n-type MOSFET with 5 nm gate length achieves International Technology Roadmap for Semiconductors (ITRS) high-performance (HP) and low-dissipation (LP) goals simultaneously. Especially, the HP on-state current reaches 6479 μA/μm, 7 times higher than the goal (900 μA/μm). Moreover, the subthreshold swing of the n-type 1Te FETs even hits a thermionic limit of 60 mV/dec. In terms of the spin-orbit coupling effect, the drain currents of devices are further improved, particularly the p-type Te FETs can also achieve the ITRS HP goal. Hence, the GAA Te MOSFETs provide a feasible approach for state-of-the-art sub-5 nm device applications.
Read the peer-reviewed publication
nm tellurium3 Te FETsresults claimsubthreshold swingInternational Technology Roadmap5 nm gate length6479 μgate control abilityTellurium Nanowire Gate-All-Around ...ab initio quantum transportation ca...n-type MOSFETthermionic limitGAA Te MOSFETsHP on-staten-type 1 Te FETsdrain currentsITRS HP goalNWp-type Te FETsnm device applications1 Te FETsLP